Secure VLSI Design: Countermeasures against Hardware Trojans and Side-Channel Attacks

Authors

  • Md Abul Khair Solutions Architect, Hitachi (Samuel and Son), 2675 Morgantown Rd, Reading, PA 19607, USA
  • Janaki Rama Phanendra Kumar Ande Architect, Tavant Technologies Inc., 3945 Freedom Cir #600, Santa Clara, CA 95054, USA
  • Dileep Reddy Goda Software Engineer, iMINDS Technology Systems, Inc. (JPMorgan Chase), Chicago, IL 60603, USA
  • Sridhar Reddy Yerram Senior System Engineer, 3i Tek, 10435 Old Ivy Way, Charlotte, NC 28262, USA

DOI:

https://doi.org/10.18034/ei.v7i2.699

Keywords:

Secure VLSI Design, Hardware Trojans, Side-Channel Attacks, Countermeasures, Integrated Circuit Security, Hardware Security, Vulnerability Mitigation, Trustworthy Electronics, Cryptographic Hardware, Design Integrity

Abstract

To counter the growing risks to the integrity of integrated circuits (ICs) from side-channel assaults and hardware Trojans, secure VLSI design is essential. This research aims to understand better how to defend against these attacks by strengthening the security posture of VLSI-based systems. Using a thorough methodology, the study combines rigorous validation procedures, practical implementation strategies, and early integration strategies to create robust security measures. Key conclusions emphasize the significance of proactively integrating countermeasures, utilizing reliable hardware modules, and implementing appropriate validation procedures to manage risks successfully. The value of industry collaboration, regulatory frameworks, and education programs in promoting secure VLSI design techniques is highlighted by policy implications. Stakeholders can improve the security posture of electronic devices, protect vital infrastructure, and guarantee the reliability of VLSI-based systems in an increasingly linked world by addressing constraints and regulatory consequences.

Downloads

Download data is not yet available.

References

Ande, J. R. P. K. (2018). Performance-Based Seismic Design of High-Rise Buildings: Incorporating Nonlinear Soil-Structure Interaction Effects. Engineering International, 6(2), 187–200. https://doi.org/10.18034/ei.v6i2.691 DOI: https://doi.org/10.18034/ei.v6i2.691

Ande, J. R. P. K., & Khair, M. A. (2019). High-Performance VLSI Architectures for Artificial Intelligence and Machine Learning Applications. International Journal of Reciprocal Symmetry and Theoretical Physics, 6, 20-30. https://upright.pub/index.php/ijrstp/article/view/121

Ande, J. R. P. K., Varghese, A., Mallipeddi, S. R., Goda, D. R., & Yerram, S. R. (2017). Modeling and Simulation of Electromagnetic Interference in Power Distribution Networks: Implications for Grid Stability. Asia Pacific Journal of Energy and Environment, 4(2), 71-80. https://doi.org/10.18034/apjee.v4i2.720 DOI: https://doi.org/10.18034/apjee.v4i2.720

Chakraborty, R. S., Bhunia, S. (2011). Security against Hardware Trojan Attacks Using Key-Based Design Obfuscation. Journal of Electronic Testing: (JETTA), 27(6), 767-785. https://doi.org/10.1007/s10836-011-5255-2 DOI: https://doi.org/10.1007/s10836-011-5255-2

Dofe, J., Pahlevanzadeh, H., Yu, Q. (2016). A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack. Journal of Electronic Testing: (JETTA), 32(5), 611-624. https://doi.org/10.1007/s10836-016-5598-9 DOI: https://doi.org/10.1007/s10836-016-5598-9

Elnaggar, R., Chakrabarty, K. (2018). Machine Learning for Hardware Security: Opportunities and Risks. Journal of Electronic Testing: (JETTA), 34(2), 183-201. https://doi.org/10.1007/s10836-018-5726-9 DOI: https://doi.org/10.1007/s10836-018-5726-9

Goda, D. R. (2016). A Fully Analytical Back-gate Model for N-channel Gallium Nitrate MESFET's with Back Channel Implant. California State University, Northridge. http://hdl.handle.net/10211.3/176151

Goda, D. R., Yerram, S. R., & Mallipeddi, S. R. (2018). Stochastic Optimization Models for Supply Chain Management: Integrating Uncertainty into Decision-Making Processes. Global Disclosure of Economics and Business, 7(2), 123-136. https://doi.org/10.18034/gdeb.v7i2.725 DOI: https://doi.org/10.18034/gdeb.v7i2.725

Govindan, V., Chakraborty, R. S., Santikellur, P., Chaudhary, A. K. (2018). A Hardware Trojan Attack on FPGA-Based Cryptographic Key Generation: Impact and Detection. Journal of Hardware and Systems Security, 2(3), 225-239. https://doi.org/10.1007/s41635-018-0042-5 DOI: https://doi.org/10.1007/s41635-018-0042-5

Hoque, T., Narasimhan, S., Wang, X., Mal-sarkar, S., Bhunia, S. (2017). Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise. Journal of Electronic Testing: (JETTA), 33(1), 107-124. https://doi.org/10.1007/s10836-016-5632-y DOI: https://doi.org/10.1007/s10836-016-5632-y

Khair, M. A. (2018). Security-Centric Software Development: Integrating Secure Coding Practices into the Software Development Lifecycle. Technology & Management Review, 3, 12-26. https://upright.pub/index.php/tmr/article/view/124

Lee, J., Tehranipoor, M., Patel, C., Plusquellic, J. (2007). Securing Designs against Scan-Based Side-Channel Attacks. IEEE Transactions on Dependable and Secure Computing, 4(4), 325. https://doi.org/10.1109/TDSC.2007.70215 DOI: https://doi.org/10.1109/TDSC.2007.70215

Mallipeddi, S. R., & Goda, D. R. (2018). Solid-State Electrolytes for High-Energy-Density Lithium-Ion Batteries: Challenges and Opportunities. Asia Pacific Journal of Energy and Environment, 5(2), 103-112. https://doi.org/10.18034/apjee.v5i2.726 DOI: https://doi.org/10.18034/apjee.v5i2.726

Mallipeddi, S. R., Goda, D. R., Yerram, S. R., Varghese, A., & Ande, J. R. P. K. (2017). Telemedicine and Beyond: Navigating the Frontier of Medical Technology. Technology & Management Review, 2, 37-50. https://upright.pub/index.php/tmr/article/view/118

Mallipeddi, S. R., Lushbough, C. M., & Gnimpieba, E. Z. (2014). Reference Integrator: a workflow for similarity driven multi-sources publication merging. The Steering Committee of the World Congress in Computer Science, Computer Engineering and Applied Computing (WorldComp). https://www.proquest.com/docview/1648971371

Nourian, M. A., Fazeli, M., Hely, D. (2018). Hardware Trojan Detection Using an Advised Genetic Algorithm Based Logic Testing. Journal of Electronic Testing: (JETTA), 34(4), 461-470. https://doi.org/10.1007/s10836-018-5739-4 DOI: https://doi.org/10.1007/s10836-018-5739-4

Rathor, V. S., Garg, B., Sharma, G. K. (2018). New Lightweight Architectures for Secure FSM Design to Thwart Fault Injection and Trojan Attacks. Journal of Electronic Testing: (JETTA), 34(6), 697-708. https://doi.org/10.1007/s10836-018-5762-5 DOI: https://doi.org/10.1007/s10836-018-5762-5

Roy, D. B., Bhasin, S., Danger, J-L., Guilley, S., He, W. (2018). The Conflicted Usage of RLUTs for Security-Critical Applications on FPGA. Journal of Hardware and Systems Security, 2(2), 162-178. https://doi.org/10.1007/s41635-018-0035-4 DOI: https://doi.org/10.1007/s41635-018-0035-4

Sandu, A. K., Surarapu, P., Khair, M. A., & Mahadasa, R. (2018). Massive MIMO: Revolutionizing Wireless Communication through Massive Antenna Arrays and Beamforming. International Journal of Reciprocal Symmetry and Theoretical Physics, 5, 22-32. https://upright.pub/index.php/ijrstp/article/view/125

Tuli, F. A., Varghese, A., & Ande, J. R. P. K. (2018). Data-Driven Decision Making: A Framework for Integrating Workforce Analytics and Predictive HR Metrics in Digitalized Environments. Global Disclosure of Economics and Business, 7(2), 109-122. https://doi.org/10.18034/gdeb.v7i2.724 DOI: https://doi.org/10.18034/gdeb.v7i2.724

Venugopalan, V., Patterson, C. D. (2018). Surveying the Hardware Trojan Threat Landscape for the Internet-of-Things. Journal of Hardware and Systems Security, 2(2), 131-141. https://doi.org/10.1007/s41635-018-0037-2 DOI: https://doi.org/10.1007/s41635-018-0037-2

Yerram, S. R., & Varghese, A. (2018). Entrepreneurial Innovation and Export Diversification: Strategies for India’s Global Trade Expansion. American Journal of Trade and Policy, 5(3), 151–160. https://doi.org/10.18034/ajtp.v5i3.692 DOI: https://doi.org/10.18034/ajtp.v5i3.692

Downloads

Published

2019-12-31

How to Cite

Khair, M. A., Ande, J. R. P. K., Goda, D. R., & Yerram, S. R. (2019). Secure VLSI Design: Countermeasures against Hardware Trojans and Side-Channel Attacks. Engineering International, 7(2), 147–160. https://doi.org/10.18034/ei.v7i2.699

Issue

Vol. 7 No. 2 (2019): July - December Issue

Section

Peer Reviewed Articles

License

Copyright (c) 2019 Md Abul Khair, Janaki Rama Phanendra Kumar Ande, Dileep Reddy Goda, Sridhar Reddy Yerram

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.

Engineering International is an Open Access journal. Authors who publish with this journal agree to the following terms:

  1. Authors retain copyright and grant the journal the right of first publication with the work simultaneously licensed under a CC BY-NC 4.0 International License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this journal.
  2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of their work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this journal. We require authors to inform us of any instances of re-publication.